Seeking a Senior Design Verification Engineer to verify complex digital systems using SystemVerilog and UVM.